



## **A NOTABLE ADVANCEMENT IN 22NM CMOS TECHNOLOGY-BASED LOW-POWER 1-BIT HYBRID FULL ADER IMPLEMENTATION**

**<sup>1</sup>Kurva Balaramudu, <sup>2</sup>Md.Ashraf, <sup>3</sup>Dayamani Chinapaka, <sup>4</sup>Kinnera Sravani**

<sup>1,2,3</sup>Assistant Professor, <sup>4</sup>Student, <sup>1,2,3,4</sup>Department of Electronics and Communication Engineering ,  
Siddhartha Institute of Engineering and Technology, Hyderabad, India.

### **ABSTRACT**

Digital and VLSI systems rely heavily on adders. The use of arithmetic operations is crucial in digital systems. The whole study in VLSI systems is focused on reducing the transistor scale to enforce any other digital system. This suggested design is implemented by several logic system types, each of which plays a specific function in the hybrid system. This structure uses a hybrid Full Adder cell with a single bit. Using a 22-nm CMOS hybrid full adder, the proposed approach is studied. Based on the outcomes of the simulation, the suggested architecture exhibits significant power consumption efficiency. The simulation's output indicated that the data route design uses a complete adder circuit to power a low power central processor unit. This form of hybrid Full Adder increasing efficiency and mainly used in nano technology applications. This kind of adder allocates significant improvements in power and area compared with previous full adder designs.

**Keywords:** low power 1 bit full adder, 22 nm cmos technology, nano technology, TG Adder (TGA) and Transmission Function Adder (TFA)

### **INTRODUCTION**

Today's technology reduces gate length and transistor thickness as it moves from micrometre to nanoscale scale. In VLSI systems, full adders play a significant role in enhancing the performance of digital and nano computing systems. Minimizing power consumption for digital systems requires optimization at all design stages. This article illustrates the approach of creation that incorporates the technologies for creating digital circuits, their architectural designs, and the most advanced algorithms. Arithmetic units are employed in contemporary computer applications to increase the effectiveness of adder systems. The hybrid adders highlight the significance of low power design approaches. The transistors are used as voltage controlled switches in this transistor logic. A full adder is used to different logic styles and its gives different benefits. Consequently, these different types of full adder can implement the techniques in microprocessor systems. The logic design style of Hybrid-CMOS uses more than one element full adder design. For example, this kind of adders added into the hybrid CMOS design. The different method of adders are use more than one logic design, called as hybrid-logic design style, these hybrid full adder designs is used for complex circuits and it's also used in nano technology applications. This style of logic design gives the high efficiency and high performance of logic circuits. The one bit full adder performance is good but the performance degrades drastically as the chain size increased. A new 1 bit hybrid full adder using different types of gates like PTs, TGs, and static CMOS logic was introduced. In this type of hybrid full adder was designed by 22nm technology. To comparing C- CMOS circuits, the hybrid structure circuit gives high speed, low power and high efficiency. Thus the hybrid logic styles deliver promising power and delay efficiency. Existing System: In existing system, hybrid logic style is adopted to design the full adder. Hybrid logic style used is the combination of CCMOS logic (Complementary Metal Oxide Semiconductor) and Transmission gate (TG) logic. The Circuit was implemented using Micro-wind tool in 32nm technology. It requires more power and low performance. Proposed System: The proposed system is,

build A new 1 bit hybrid full adder using different types of gates like PTs, TGs, and static CMOS logic. In this type of hybrid full adder was designed by 22nm technology. When comparing to C-CMOS circuits this hybrid structure circuit work at low power and high efficiency. Thus the hybrid logic styles deliver promising power efficiency. The hybrid structure techniques are use of TGs in the architecture, TG Adder (TGA) and Transmission Function Adder (TFA). TGA and TFA FA's main benefit is not suffering from voltage loss, low performance.

**CMOS logic structure:** Today CMOS (Complementary Metal Oxide Semiconductor) is the primary technology in the Semiconductor industry. Most highspeed microprocessors are implemented using CMOS. Contemporary CMOS technology is characterized by: Small minimum sized transistors, allowing for dense layouts, although the interconnect limits the density. Low Quiescent Power - The power consumption of conventional CMOS circuits is largely determined by the AC power caused by the charge and discharge of capacitances:

## LITERATURE REVIEW

The research [1] introduce that the full adder cells play a vital role in numerous VLSI circuits. Therefore, design of an energy-efficient full adder which operates reliably in submicron technologies has become a great concern in recent years. Some previously designed cells suffer from non-full swing outputs, high-power consumption and low speed issues. In this paper, two high-speed, low-power and full swing full adder circuits are designed in 90-nm CMOS technology. According to simulation results, the proposed circuits have rail to rail output signals. Also, an improvement of 12%-52%, 7%-48% and 28%-68% has been achieved in delay, power consumption and power delay product (PDP), respectively. In this paper [2], hybrid logic style is adopted to design the full adder. The main objective of this design is to achieve Low power and high speed. Hybrid logic style used is the combination of CCMOS logic (Complementary Metal Oxide Semiconductor) and Transmission gate (TG) logic. The Circuit was implemented using Micro-wind tool in 90nm and 180nm technology. Performance metrics of power and speed are compared with existing adder designs such as conventional CMOS adder, Transmission gate adder (TGA) and Transmission Function adder (TFA). Average Power consumption of the proposed design is found to be 1.114  $\mu$ W at 90nm for 1.2V supply and 5.641  $\mu$ W at 180nm for 1.8V supply. Delay in the signal propagation is measured as 0.011ns and 0.087ns for 90nm and 180nm technologies respectively. Thus consuming extremely low power and requires less time than existing designs for the same testing environment. Power Delay Product (PDP) is calculated as product of Power and delay values signifies energy requirement of the design. Proposed design requires 71% less energy than TFA and 81% less energy than TGA and 92% less energy than conventional CMOS adder. In modern nanotechnology and quantum computation [4], reversible logic plays a pivotal role as it has minimal impact on physical entropy. Reversible logic gates have same number of input and output hence power loss due to bit erase operation can be avoided. There are many reversible logic structures which can perform different Arithmetic and logic operations as traditional or classical logic structures can do. In this paper, two reversible logic structures are proposed which can perform operation of addition. These logic structures namely proposed design I and Proposed design II, generate carry output signal and carry propagate signal on the basis of two reversible logic gates known as Fredkin gate and Feynman gate. Performance of proposed designs is evaluated in terms of quantum cost, constant input, garbage output and delay. It is found that proposed design II is a better choice over proposed design I and some other existing Designs. The Paper [5] discussed the comparative analysis of different Fin-FET based full adder cells designed with various logic styles. The logic styles used for implementation of Fin-FET based 1-bit full adder are Complementary MOS (CMOS), Transmission Gate (TG) and Complementary Pass Transistor Logic (CPL). The simulations have been done at 10nm, 20nm and 32nm technology node for all full adder cell designs. PTM models for multi-gate transistors (PTM-MG) low power are used for simulations. The performance parameters that were measured, analyzed and compared are average power, leakage power, delay, and energy. It is observed that less power is consumed in Transmission Gate (TG) based full adder than the Conventional full adder and complementary pass-transistor logic (CPL) based full adder in 10nm technology node.

Also, found reduction in delay, EDP, and PDP in TGbased full adder compared to other cell designs. The paper [6] very large-scale integrated circuit (VLSI) design, based on today's CMOS technologies, are facing various challenges. Shrinking transistor dimensions, reduction in threshold voltage, and lowering power supply voltage, cause new concerns such as high leakage current, and increase in radiation sensitivity. As a solution for such design challenges, hybrid MTJ/CMOS based design can resolve the issue of leakage power and bring the advantage of non-volatility. However, radiation-induced soft error is still an issue in such new designs as they need peripheral CMOS components. As a result, these magnetic-based circuits are still susceptible to radiation effects. This paper proposes a radiation hardened and low power magnetic full-adder (MFA) for advanced microprocessors. Comparing with the previous work, the proposed MFA is capable of tolerating any particle strike regardless of the induced charge. Besides, our MFA circuit offers a lower energy consumption in write operation as compared with previous counterparts. They also suggest an incremental modification to the proposed MFA circuit to give it the advantage of full nonvolatility for future nonvolatile microprocessors.

### 1. DESIGN AND IMPLEMENTATION Working Functionality

A hybrid FA was used in this process of using PTs, TGs and C-CMOS logic. The major capability of the hybrid adder circuit is the most important resources, and the researchers are trying to save these kind of logic styles. This paper represents the power dissipation properties in CMOS circuits are switching operation, transistor size, intermediate node capacitances (diffusion, gate and wiring capacities). For avoiding complicated structure a recent method is invented for hybrid logic circuits to analyse the circuit behavior. The main purpose of this paper is used to different kind of logic styles, these logic styles improve the hybrid structure. In particular, when operating on a normal tool, the power consumption is too long and high delay error occurs. For avoiding this kind of error using spice tool which implements the less size of transistors and reducing power consumption and delay etc. The hybrid structure techniques are possible to increase the timing analysis of nano technologies. Researchers are currently using hybrid design approach that makes use of the favorable aspects of multiple logic types within the same full adder unit. In use of TGs in the architecture, TG Adder (TGA) and Transmission Function Adder (TFA). TGA and TFA FA's main benefit is not suffering from voltage loss, low performance.




Figure 1: Symbol diagram for one bit Hybrid full adder

The hybrid full adder has two types of combination there are static and dynamic. The main focus of hybrid logic adder research includes different types of adder based on separate types of logic designs is expressed. This kind of adders is basically used in nano technology implementation in recent circuits.

### Full Adder Design

The hybrid full adder design using single bit implementation is designed in this paper. For comparing previous conventional adders, this hybrid structure has include low power consumption, high speed and high efficiency. The main approach of proposed system represents in 22 nm technology.

### Hybrid-CMOS Logic Design

The hybrid FA architecture is classified into following terms, and it represents carry and sum generation parts. The main achievement of vlsi design circuits is to be reducing the size of transistor and increases high speed and less power. The proposed method exhibits the reduced size with 22nm CMOS technology with 0.8V power supply. The basic block diagram of proposed method is mentioned in the following block diagram.

The system has been proposed in this research considering a new hybrid FA using different types of transistor logic styles. The proposed full adder design was implemented by 22nm technology. To

determine the reliability, a comparative review of the design's output parameters was carried out with twenty existing FA designs with 0.4 V to 1.2 V power supply.




Figure 2: Full Adder Carry and Sum Generation

Compared to the existing FAs, the existing full adder showed the performance in different ranges of power supply. The carry and sum generation is represented in the following circuit diagram. The proposed method implemented by using CMOS technology which reduces the delay, especially this structure is used for low power design circuits. The proposed full adder is developed by 22nm technology. The supply voltage is reduced by 0.8v it increases the efficiency of the digital circuits.

### SIMULATION AND RESULTS

In this CMOS technology simulation was conducted using 22 nm in order to analyse V and I performance parameters. The previous conventional adders could operate is 32 nm technology with a minimum supply voltage of 0.8 V. The proposed system results show that the FA gained simulation results on 0.8V supply voltage. The proposed hybrid full adder results show that the higher efficiency in power. The input and output simulation is mentioned as following diagram. The proposed full adder will work is 22 nm technology with a minimum supply voltage of 0.8 V.




Fig: 3-Bit Full Adder using 32nm CMOS Technology




Fig: 4-Bit Full Adder Using 32nm CMOS Technology  $T_{vs} V$  and  $T_{vs} I$  graphs




Fig: 5-Bit Full Adder Using 22nm CMOS Technology with adder output




Fig: 6-Bit Full Adder Using 22nm CMOS Technology  $T_{vs} V$  and  $T_{vs} I$  graphs

From The above figures deeply mentioned the voltage and current analysis:

So power value for 32nm 1-bit full adder is  $120\text{nv} \times 50\text{ua} = 120 \times 10^{-9} \times 50 \times 10^{-6} = 600\text{pw}$

So power value for 22nm 1-bit full adder is  $50\text{nv} \times 180\text{ua} = 50 \times 10^{-9} \times 180 \times 10^{-6} = 900\text{pw}$

The 22nm 1-bit full hybrid adder gives promising power performance in this circuit.

## CONCLUSION

A one bit hybrid Full Adder design has implemented using low power consumption less delay and high efficiency performance. Features of the design proposed were compared with existing FAs. The hybrid circuits is developed by different logic styles. The proposed Full Adder indicates higher performance in speed and power, and also used to implement the low power design circuits. The power consumption of 1.10551W was found with 0.8-V supply at 22-nm technology, and 7.0415ps should be supplied with low delay. The proposed adder is suitable for both CMOS and nano technology based VLSI circuits and systems. To validate the result, simulation has been implemented by using spice tool. The performance of this proposed method was implemented for less power consumption circuits which is used in nano technology applications. And the hybrid design logic circuits mainly used for customizing design circuits with low power and delay with high efficiency.

## REFERENCES

1. D. Radhakrishnan, „Low-voltage low- power CMOS full adder.” TEE Proc.-Circuits Devices Syst., vol. 148. no. 1. pp. 19—24, Feb. 2001.
2. E. Dcng. Y. Zhang. J. O. Klein. D. Ravelsona, C. Chappert. W. Zhao, “LowPower Magnetic Full-Adder based on Spin Transfer Torque MRAM.” IEEE Transactions on Magnetics, 2013.
3. F. Ren, D. Markovic, “Tnic Enrgy- Performiancc Analysis of the MTJ-Based Logic-in-Memory Architecture (I-Bit Full Adder),” IEEE Transactions on Electron Devices. 2010.



4. H. T. Bul. Y. Wang, and Y. Jiang. "Design and analysis of low-power 10- transistor full adders using novel XOR- XNOR gates." IEEE Trans. Circuits Syst. II. Analog Digit. Signal Process., vol. 49, no. 1. pp. 25—30. Jan. 2002.
5. I-llassoune. D. Flandre, I. O'Connor. And J. Legat. "ULPFA: A new efficient design of a power-aware full adder." IEEE Trans. Circuits Syst. I. Reg. Papers. vol. 57. no. 8. pp. 2066- 2074. Aug. 2010
6. J. M. Rabacy. A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A
7. J. M. Wang. S. C. Fang, and W. S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level." IEEE Journal of Solid-State Circuits, vol. 29. no. 7, 2006, pp. 780— 786
8. [K. Navi, M. H. Moaiyci, R. F. Mirzace. O. Hashcmipour, and B. M. Nczhad. "Two new low-power full adders based on majority-not gates." Microelectron. J., vol. 40. no. 1. pp. 126 -130, Jan. 2009.
9. M. Shams, T. K. Darwish, and M. A. Bayoumi. "Performance analysis of low-power I-bit CMOS full adder cells," IEEE Trans. Very Large Scale Intcgr,(VL.SI) Syst., vol. 10, no. 1, pp. 20—29. Feb. 2002.
10. M. L. Aranda. R. Bàez, and O. G. Diaz, "Hybrid adders for high-speed arithmetic circuits: A comparison." in Proc. 7th IEEE mt. Conf. Elect. Eng.Comput. Sci. Autom Control (CCE). Tuxtla Guticrrcz, NM. USA. Sep. 2010. pp. 546—549.